




Courtesy of REC

Chapter IX.


Silicon material and wafer preparation



Lecture Outline

1. Crystalline Si standard chain
2. Generality
3. Metallurgical grade (MG)
4. Purification via the gas phase Siemens process
5. Ingot fabrication
6. Wafering and grey energy
7. Mechanical properties of silicon
8. Material and energy for wafer
9. Alternative approach to wafering

1. Crystalline silicon standard chain



Wafers are keys

1. Material quality (can allow or not high efficiency with good lifetime)
2. Costs component (mostly the polysilicon)
3. Strong impact on grey energy and CO₂ equivalent emission

E.G in 2000, around 20 g of silicon per Watt of module and 250 kWh/kg of silicon → 5 kWh of energy for the silicon
5 years energy pay-back time for Si (at 1kWh/W per year)



1. Crystalline silicon standard chain



In 2024 a high quality mono-crystalline wafer costs

- 3 cts/W to produce
- or 30 cts for a 182x182 mm² Wafer....
- or 6 \$/m² !!

It is typically

110 microns thick for a silicon heterojunction

130 micron thick for a Topcon solar cell


150 micron thick for a PERC solar

The higher the final cell efficiency, the higher the required lifetime and the highest the silicon quality !

1. Crystalline silicon standard chain

Different wafer types

World market share [%]




Multicrystalline

High performance
multicrystalline

In 2018 the industry predicted that Multi would still occupy over 80% of the market in 2025

Reminder: Drastic changes in the PV industry



Source : PV tech

2015-2020 shift from multi to monocrystalline silicon


Thanks to progress in «crystal pulling and sawing», and high efficiency cell process

2017-2021 Shift from Al-BSF cell to PERC solar cells were taking 85% of the market in 2020


TOPCON (Mostly) and Heterojunction SOLAR CELLS will replace PERC solar cells (2023-2027). No mc-Si in 2025 anymore

Wafers for microelectronics and photovoltaics


The preparation is the same and consists of **the following steps**:



- preparation of metallurgical grade (MG) Si
- purification via gas phase
- fabrication of (electronic grade) polycrystalline Si rods or granules



- growth of single crystals with Czochralski (Cz) or float-zone (FZ) growth or multicrystalline ingots (or quasi-mono)



- cutting into wafers



Multicrystalline (mc) Si



Monocrystalline c-Si

1. Crystalline silicon standard chain



In 2024 a high quality mono-crystalline wafer costs

- 3-4 cts/W to produce in China
- or 30 cts for a 182x182 mm² Wafer....
- or 6-8 \$/m² !!

It is typically

110 microns thick for a silicon heterojunction


130 micron thick for a Topcon solar cell

150 micron thick for a PERC solar

The higher the final cell efficiency, the higher
The lifetime and the highest the silicon quality !

Solar grade polysilicon

target



Reminder: 1 ppbw (part per billion weight) in Fe inside a wafer can lead to a low lifetime (microsecond range) and reduce efficiency dramatically


Goal:

Less than ppba (part per billion) dopants, less than ppbw (ppb weight) of heavy metal impurities

Poly Silicon specification			
	μE grade	solar grade	
		for mono cells	for multi cells
Donor [ppba]	< 0.1	< 0.5	< 5
Acceptor [ppba]	< 0.03	< 0.1	< 0.5
Carbon [ppma]	< 0.1	< 0.5	< 0.5
Total heavy metal [ppbw]	< 0.5	< 15	< 15

If more iron (e.g. 10 ppbw) is present in the polysilicon, part of it can be segregated during ingot and cell processing (gettering)... but more is dangerous!


3. Metallurgical grade Si (MG):





First step

Preparation of metallurgical grade (MG) Si

- Reduction of quartz sand (SiO_2 , widely available) with graphite (C) (and some wood chips) in an arc furnace at high temperatures.




quartz sand
or quartzite




Typ 99 % pure
metallurgical Si
1% impurities and hence
improper for solar cells

3. Metallurgical grade Si (MG):



Arc furnace for metallurgical grade Si (MG)



- Continuous mode arc furnace preparation of metallurgical Si.
- Electrical current passed between the carbon contacts heats the melt.
- The silicon dioxide (quartz sand) reacts with carbon and forms metallic liquid Si (melting point 1415 °C) as well as carbon monoxide.
- Quartz sand and carbon are continuously fed into the vessel.
- Requires around 12-14 kWh/kg of Si
- Typical 1-2\$ manufacturing costs


[The Production Of Silicon | NTNU - YouTube](#)

4. Purification of MG Si

From MG grade Si to solar (or quasi-electronic grade)

- **Siemens process route with Trichlorosilane (TCS)**
- **Fluidized bed reactor route with silane**
- Direct metallurgical silicon refinement (but lower purity)


4. Purification of MG Si




Purification via the gas phase

Cleaning of metallurgical Si is performed by repeated distillation via the gas phase. After making powder from the Si pieces, the Si is reacted with hot hydrochloric acid (HCl) to form liquid trichlorosilane.

Heavy metallic impurities (Fe, Ni, Cu etc.) which are solved in the SiHCl_3 have a lower volatility than the liquid itself.



Trichlorosilane
evaporates at 30 °C



Trichlorosilane or TCS (SiHCl_3), liquid at 300 K

+

Purification by repeated distillation (3-7 times)



Highly pure TCS

4. Purification of MG Si





Trichloro-
silane
distillation

Tongwei's new 30,000-ton polysilicon plant in Baotou, Inner Mongolia came on stream in October 2018 – Image: Xinhua


4. Purification of MG Si: Siemens Process

In the **Siemens process**, high-purity silicon rods are electrically heated and exposed to trichlorosilane (TCS) at 1150 °C with additional H₂. The TCS decomposes and deposits additional silicon onto the rods, enlarging them

1100°




4. Purification of MG Si



Notes on Si purification

- The byproduct SiCl_4 (Silicon tetrachloride STC) can be partially reconverted to HSiCl_3 (STC-TCS converter \rightarrow lower costs)
- Similar Siemens process exists with Silane instead of TCS
- Full Si process used to require a lot of energy (up to 200 kWh/kg of silicon in 2000)

- Use of larger reactor (up to 10 tonnes of silicon) and 72 filaments
- Use of reflected, coated Jars (less cooling)
- Use of tubular filaments (larger coating surface)



Energy used down to 40-45kWh/kg






Advanced Material Solutions

4. Purification of MG Si


Fluidized bed reactor (still a small share of market)

Fluidized bed reactor (FBR), such as developed by REC or GCL, avoids the need for cold walls and could further reduce the energy consumption. Starting with silane (SiH_4) It produces small (mm size) Si granules



In 2021 GCL announced 20 kWh/kg for FBR process !

4. Purification of MG Si



Polysilicon capacity: in constant expansion

From 29'000 MT (metric tons) in 2004

To 620'000 MT (2021) to 1'200'000 MT in 2023 (enough for ~ 550 GW)

Status 2022

The World's Top 10 Polysilicon Producers			
	Manufacturer	Country	Capacity
1	Tongwei	China	205,000
2	GCL Technology	China	140,000
3	Daqo New Energy	China	140,000
4	Wacker Chemie	Germany/USA	85,000
5	Xinte Energy	China	100,000
6	Xinjiang East Hope	China	70,000
7	OCI Company	South Korea/Malaysia	36,500
8	Asia Silicon (Qinghai)	China	52,000
9	Hemlock Semiconductor	USA	20,000
10	Shaanxi Non-Ferrous Tianhong REC Silicon	China	19,300
Source: Bernreuter Research; Table: TaiyangNews			

Capacity end 2023

345,000 MT

300,000 MT

240,000 MT

200,000 MT


130,000 MT

92,000 MT

**2024: > 2 millions tons annual capacity
Enough for > 1000 GW of PV at 2 g/W**

Source: www.bernreuter.com/polysilicon/manufacturers/

Chart: Monthly polysilicon spot price average from 2004 through 2019




The polysilicon shortage from 2004 to 2008 drove the spot price to astronomic heights above \$400/kg before it crashed down to \$55/kg within 15 months – Data sources: UBS/BNEF/PVinsights (2004 - 2010), EnergyTrend (2011 - 2019); Chart: Bernreuter Research

Then prices close to production costs in 2019-2020

- **Good quality polysilicon could be acquired at 10\$/kg in 2020**
- High quality Wacker Silicon (Germany) 10-12\$/kg


N.b. around 70 kWh/kg of Electricity for Si production
→ 3.5\$/kg at 5cts/kWh.
Chinese companies have their Own coal powerplants.




Polysilicon prices started to increase considerably in February 2021.

Source: Exawatt analysis of spot price data from China Nonferrous Metals Industry Association, EnergyTrend, PV InfoLink and PVInsights

Because
In 2022, all major polysilicon companies make huge profit. They are upscaling massively the production capacity



Last update: April 23, 2025




Polysilicon spot prices since December 2024 – Sources: various data providers; Image: Activ Solar; Chart: Bernreuter Research

China
polysilicon
price at 5
\$/kg in 2025

Outside at
19 \$

Figure 3: Evolution in solar PV module costs by quarter, 2018-2022*

USD per watt peak (Wp)



Production costs (2017) **2025**

37cts\$/W

10 cts/W


- 8.7 cts for polysilicon 1.5
- 5.8 cts for wafer 1.5
- 8.6 cts for cells 2
- 13.8 cts for module 5

Costs of
Polysilicon (and
shipping costs) key
in today's module
costs

*Forecast third-quarter values shown for 2022

Source: Rystad Energy SolarSupplierCube

5. From polysilicon to wafers



5. Ingot fabrication

Monocrystalline silicon

Main process: Czochralski growth.



Polysilicon chunks are melted in a quartz crucible. A small seed crystal with proper crystalline orientation is dipped and rotated in the melt, and then pulled out ! The molten phases crystallises epitaxially with the seed ("liquid expitaxy")

The Si melts by inductively heating with a radio frequency (RF) coil and is kept in a quartz crucible. At the melting point of Si (1415°C), the quartz crucible is soft and is thus held by a graphite susceptor.

Doping is achieved by adding boron or gallium (p-type) or phosphorus (n-type) to the melt.

Typical PV ingots:

- up to 30.6 cm diameter (G12), > 2 meters (or more), > 500 kg (Increasing every year)
- Control of pulling speed, rotation, heating-cooling, crucible, all essential
-



5. Ingot fabrication: Czochralski process

2.
Ingot

Monocrystalline silicon



Quartz crucible and susceptor give rise to oxygen and carbon impurities within the Si liquid and thus also within the Si crystal → High concentration of in Si crystal due to (solid) solubilities around $5 \times 10^{17} \text{ cm}^{-3}$ (O) and $1 \times 10^{16} \text{ cm}^{-3}$ (C)

- Crucible can be use multiple times, but metal impurities in the melt tend to increase (so the crucible if change after 3 to 5 times)

- Good initial lifetime, but B-O complex is active for p-type material and needs to be “deactivated by special treatment in cell processing.
- Ga doping took the lead for p-type (with more inhomogeneity of dopant)
- N-type ingot grown with P, and now Sb (antimony) as dopant (new trend with Sb, better homogeneity)




In good p-type and n-type wafers lifetime can reach over 1 ms or more for 2-3 Ohm cm material ! Still many kind of defects linked to Oxygen, Carbon, dopants can exist

5. Ingot fabrication

Because of Market shift → almost exclusively mono c-Si ingots


Leader: **Longi**, one of the most valued company in PV

Started with real mass production of c-Si mono
With ~ 65 GW in 2021
~ 130 GW in 2022, 200 GW in 2024





Monocrystalline silicon



Float zone [FZ]:

A small crystal seed is melted on the polysilicon rod.
By continuous RF melting and crystallization a single crystal is formed.


- No impurities through contact with crucible
- Crystal fixation only at one end

Higher cost. High lifetime wafers,
ideal for testing purpose! Not used in production for PV
(but for some electronic applications)

The float zone process is capable of producing silicon with 100 times greater resistivity and 10,000 times greater purity than the commonly-used Czochralski growth process. Float zoning involves repeated refining of a polycrystalline rod, resulting in an increasingly pure material. The purification process relies on the higher solubility of impurities within the liquid Si than in the solid Si (i.e. on a low segregation coefficient around 10^{-4} to 10^{-5}).

5. Ingot fabrication


Solidification process for multicrystalline silicon




5. Ingot fabrication

Multicrystalline silicon

Improvement of quality: use a «seed» crystal which defines orientation by liquid epitaxy growth from the molten silicon



Mono-like





High performance multi

Gettering



Reminder: in multi-Si the lifetime is not homogenous!

Bottom part of multi-Si ingot

Initial



 T_{diff}
950°C

Lifetime is measured using PLI
(PLI = $1500 \times 10^{12}/\text{cm}^2$ 1 Sun)

 T_{diff}
900°C

 T_{diff}
835°C

High performance (HP) mc-Si



Same as quasi mono, but with a seed multi-crystalline wafer, which allows smaller grain size → suppression of «dangerous dislocations»



C.W. Lana et al., Journal of Crystal Growth 2016

5. Ingot fabrication

Quasi-mono wafers



Full mono
crystalline Wafer



Mono Area with
small Amount of
poly Areas



Mono Area with
surrounding
polycrystalline Area



Classic multi
Wafer



Quasi mono crystalline Wafer

Recrystallisation process with monocrystalline wafers as seed!
 Large part of the ingot can be mono-crystalline → **Quasi-mono c-Si**

- ++ Wafers with (100) orientation can be etched with "random pyramids"
- ++ high current and reasonable lifetime
- high density of dislocations, part of the ingot can be multi-crystalline (lifetime depends on process)

World record Quasi-Mono cell at 22.6% (2019)

Usage of gettering and of high-efficiency heterojunction process



22.6% certified record for cast Quasi-Mono, 4 cm² cell!

J. Hascke et al. IEEE WCPEC-7

6. Wafering

Wafer production step


Poly-Si



Ingot solidification



Bricketing




Gluing




Wafering




Cleaning



6. Wafering: first needs to make bricks «bricketing, polishing and cropping»




- For round mono Si ingots, the top and bottom part are cropped. The ingot is «squared»
- For mc-Si large's block
 - The ingot's edges have to be removed (diffusion of contaminants from crucible)
 - Top and bottom of each brick is cropped (bottom: diffusion from crucible, top: too high level of dopants and impurities due to segregation)
- The sides and edges of each brick are ground (removal of cracks induced during bricketing to increase later the wafer strength, and to have a better control of the bricks dimensions)
- The parts that have been sawn away are usually molten again
- The aim is to keep the highest amount of material, while being sure that the silicon has a high quality
- Type of saw used: band saw (fast and easy, large kerf loss) or wire saw (slower, less kerf loss, needs slurry)




Gluing

- Aim: fix the silicon brick to the saw holder
- Used glue: epoxy. Hot water (+ additives) is used to detach the wafers (epoxy interface becomes weak)




First glue + glass plate




Second glue + silicon

6. Wafering



All wafers are sawn today with multi-wire sawing (MWS). Meyer-Burger in Steffisburg (BE) (now PSS) and Applied Materials (VD) were world leaders for such equipment (before being heavily copied)



6. Wafering by multiwire sawing



Scratching, indentation, and cracking induced by wire pressure on SiC particles



Standard sawing with SiC particles (until 2017)


- Slurry: mixture of lubricant (PEG) and abrasive SiC (d_{50} : 7 – 10 μm)
- Steel wire (\varnothing 100 – 140 μm), running at 10-15 m/s
- Time needed to complete a cut : 7 – 10 hours
- Length of silicon ingots that can be sawn in one cut: 1 – 2 meters (4x50 cm)
- Amount of slurry needed: 300-600 litres per run
- Almost 50 % of the silicon is lost during this step

Possible problems:

- wafer falling
 - off-spec wafers
 - wire breaking
- Challenge: saw thinner wafers with less kerf loss

If the sawn wafers are too fragile, they break down during the cell production

6. Wafering with SiC slurry





- Kerf loss \sim wire diameter + 2 times SiC particles
 $\sim 130\text{-}180\text{ }\mu\text{m}$

For a typical industrial saw in 2015, a wafer thickness of $190\text{ }\mu\text{m}$ and kerf loss of $150\text{ }\mu\text{m}$ translates into 5500 wafers cuts in a typical production too with an annual capacity of $\sim 13\text{-}15$ MW.

The revolution of diamond wire sawing

Diamond sawing: Diamond-plated wire: diamond particles are bound to the wire

- The sawing is much faster (2-3 times faster)
- The wire can be used several times
- Much less total thickness variation
- The slurry is replaced by a lubricant
- But the wire is more expensive



- Today, diamond wire kerf losses for mono down to 50 microns (wires today at 37 microns !!) against 130-180 for slurry based sawing. Wafers from 110 to 150 micron thick
→ 70-100 % more wafers than 6 years ago !

In two years (2017-2018) most companies have shifted to diamond wire sawing.


Important

- In 2025, typical wafer thickness
 - 150 microns PERC
 - 130 microns TOPCON
 - 110 microns Heterojunction


The better the passivation of surfaces, the thinner you can become. But: challenges in automation for thin wafers (breakage) , and if too thin start to lose current because of indirect bandgap of silicon

6. Wafering


Slurry cutting



Diamond sawing




Source:
A. Bidiville
Proc. EU PVSC,
Hamburg 2009




SEM picture of the surface of a) a wafer cut with a standard slurry made of SiC and PEG and b) a wafer cut with a diamond wire. On contrary to the diamond-wire sawn wafer, the surface of the slurry sawn wafer does not show clearly the wire direction during the cut. The surface of the diamond-wire sawn wafer shows grooves which have been plastically deformed, but also parts that have been chipped off.

6. Wafering and crystal growth

The trend in wafer size



SOLAR WAFER GENERATIONS - WAFER SIZE TREND





Companies are shifting to larger wafers:

- Higher ingot productivity
- Increased productivity of the cell process.
- Less cells edge effects
- Larger modules (less inactive edges of modules)

Sharp cracks

- Silicon is a hard, brittle material
 - It is hard to machine;
 - It cannot sustain large deformation.
- Cracks make the wafers weak:
 - They act as stress concentrators, the stress at the crack tip is much larger than in the bulk of the sample. It can lead to crack propagation and sample breakage (even at low stress).
 - Fracture mechanics: the critical stress depends on the crack shape and size, the applied load and the material.
- It is impossible to saw wafers without cracks!
 - Thus, to have stronger wafers, the cracks have to be smaller.
 - This is why you need to etch wafers (more or less deeply)



7. Mechanical properties of silicon

If a sharp crack of depth a is present in Si, which tensile stress σ_c is needed to start the crack propagation

semi-infinite plate

$$\sigma_c = 0.82 (\pi a)^{-1/2} K_{IC}$$

K_{IC} = fracture toughness


For Si, $K_I = 0.8\text{-}0.9 \text{ MPa m}^{1/2}$ along (111) planes

For GaAs, $K_I = 0.31\text{-}0.46 \text{ MPa m}^{1/2}$

along {110} planes (cleavage anisotropy)

Example:

10 micron crack in Si has strength of 140 MPa



Crack opening, mode I


An application example

Example of a **200 μm** thick cell stressed with a deformation of 5 mm in the middle

Surface tensile stress up to **200 MPa**



A 5 μm crack will lead to complete wafer breakage




The thinner, the better

Example of a **50 μm** thick cell stressed with a deformation of 5 mm in the middle

Same scale:
tensile stress up to **100 MPa**




A 20 μm deep crack would lead to wafer damage




7. Mechanical properties of silicon

Effects of edge improvement
on wafer strength



Effects of small (green) and large (red) abrasive




Source:
A. Bidiville, K. Wasmer
Proc. EU PVSC

- Because of sawing induced cracks and possible material defects from the growth Si wafer can break.
- Proper saw damage removal (10-15 microns) is important to avoid electronic defects in the cells and to avoid breakage during processing (most cell and module yield losses)
- Under price pressure industry now succeeds with 110-130 microns in thickness wafers .
- Once encapsulated, solar cells are much less subject to breakage!

8. A reminder on Grey energy

Less silicon usage



0.3- 0.4% annual module absolute efficiency improvement


Gain in module efficiency

- much less silicon usage per W
- Reduced system costs
- More money for management or transformation (power-to-x)

Data source: HIS Market 2019, Fraunhofer report and Ballif et al. Nature Review materials 2022

Silicon usage per watt

c-Si Solar Cell Development Wafer Thickness [μm] & Silicon Usage [g/Wp]



Thinner wafers

Diamond Sawing

Efficiency



From 17 to 2 g/W
in 20 years,

With low grey energy

Improved processes
(Siemens)

Future: 1 TW PV per year →
2'000'000 tons of Si per year

Data: until 2012: EU PV Technology Platform Strategic Research Agenda, from 2012: ITRPV; from 2016 ISE without; 2017 ongoing with recycling of Si. Graph: PSE Projects GmbH 2024; date of data: 04/2024

Wafer «electricity cost» rough estimates

12 kWh/kg for MG si

50 kWh/kg for Siemens process and distillation

15 kWh/kg for pulling

4 kWh/kg for sawing

~ 90 kWh/kg electricity for from sand to wafers

If 500 W at 2 g/W → 0.18 kWh/W (around ½ of total modul)

A modern monocrystalline module

Needs ~ 0.4- 0.5 electrical kWh to produce (own estimates) in 2025

At 10 cts/kWh electricity, cost of electricity to make Si wafers 1.8 cts/W.



With proprietary coal powerplant at 5 cts/kWh → 0.9 cts/W

Many companies in Xianjiang use coal powerplants to produce polysilicon !

Not ideal

Wafer would accounts for ~ 180 g CO₂ per Watt of modules if made only with coal electricity

Over 25 years 7gCO₂ per kWh at wafer level



Edge defined Film fed growth from Schott (EFG) saves kerf losses, but they are still $\sim 280 \mu\text{m}$



By capillary action, the liquid silicon moves upward in a die. For a single die, growth is initiated at the edges of the die - which gave the name to this method.



$\sim 30 \text{ MW}$ in 2008,
discontinued now

9. Alternative wafer preparation techniques

String ribbon (SR) from Evergreen solar (Sovello) → save kerf losses




Heat-resistant wires are pulled vertically through a silicon melt, and the molten silicon spans and solidifies between the strings.

~ 80-150 MW
In 2012 at Sovello
Now stopped

9. Alternative wafer preparation techniques

Startups with new wafering approach



1366

- Direct crystallization on a substrate from molten silicon
- Ramping up production line for wafers
- 19.6% cells proven together with Hanwha Q-cells early 2017!

Startups with new wafering approach



A start-up in Freiburg: Nexwafe



The NexWafe Wafer

The finished product – ultra thin, highly efficient drop-in replacements for conventional 120-140 μm wafers, produced with for 50% less cost and with a 75% reduction in CO2 emissions.

«Epitaxial wafer»

- Porous Si/anneal
- CVD growth
- Detaching
- Reuse of seed wafer
- Potential low wafer cost
- > 23% demonstrated (with heterojunction) by Crystal solar
- 28.9% tandem Perovskite/Si with CSEM **

(**[Nexwafe and CSEM develop tandem perovskite 2-junction cells with 28.9% efficiency | Perovskite-Info](#))

Alternative techniques

- Need to be further explored, would be still a high material/energy cost saving (at least in theory)
- In general: Not easy for any new wafering technology to compete in quality with Cz wafers and in cost, considering permanent improvements in pulling and sawing

Key take home messages/ to remember

- The general process from sand to modules, including the reactions for transforming silicon to a pure silicon, and the siemens process
- The typical level of acceptable impurities in polysilicon and why
- The various ingot growth methods (mono, multi, hp multi,quasi-mono,)
- Generalities about multi-wire sawing, with the transition to diamond wire sawing and the reduction of kerf loss down to 50 microns.
- Understanding the impact of cracks and fracture toughness on the strength of wafers, typically in the 150-500 MPa range.
- Orders of magnitude: in 2025: much lower Poly-Si 5 \$/kg (down from 40 \$/kg). Wafers 3 cts/W (China). Si usage 2 g/W of Si.
- Energy consideration: how much energy (roughly) and improvements to making polysilicon. rough estimates of 90 kWh/kg of sawn silicon grey energy for all steps from “sand” to wafer.
- Impact of efficiency, sawing, and polysilicon energy reduction on various LCA aspects !
- Some industry trends: go to larger wafer size (more productivity for wafers and cells, larger modules, switch from B to Ga doped wafers (because of B-O is not more considered), n-type doping with Antimony
- Monocrystalline n-type wafers dominate the market now. With high purity starting material, and clean crucible → possible lifetime >> 1 ms for 2-3 Ohm cm material ...

Bibliography on wire sawing

- A. Bidiville, thesis University of Neuchâtel 2010
- H.J. Möller, T. Kaden, S. Würzner: Improving solar grade silicon by controlling extended defect generation and foreign atom defect interactions, Applied physics A 96 (2009) 207 – 220.
- H. J. Möller, C. Funke, M. Rinio, S. Scholz: Multicrystalline silicon for solar cells, Thin solid films 487 (2005) 179 – 187
- H. J. Möller: Basic mechanisms and models of multi-wire sawing, Advanced engineering materials 6 (2004) 501 – 513.
- G. Du, N. Chen, P. Rossetto: On-wafer investigation of SiC and Si₃N₄ inclusions in multicrystalline Si grown by directional solidification, Solar energy materials & solar cells 92 (2008), 1059-1066
- D. Yang, D. Li, L. Wang, X. Ma, D. Que: Oxygen in Czochralski silicon used for solar cells, Solar energy materials & solar cells 72 (2002) 133 – 138.
- J. G. Beesley, U. Schönholzer: Slicing 80 micrometer wafers – process parameters in the lower dimensions, Proceedings of the 23rd EUPVSEC, Valence, 2008.
- J. I. Bye, S. A. Jensen, F. Aalen, C. Rohr, O. Nielsen, B. Gäumann, J. Hodsden, K. Lindemann: Silicon slicing with diamond wire for commercial production of PV wafers, Proceedings of the 24th EUPVSEC, Hamburg, 2009.
- F. Batllo, N. Naguib, S. Grumbine, C. Barros, G. Gaudet, J. Rios, L. Jones: An effective aqueous slurry for multi-wire sawing, Proceedings of the 23rd EUPVSEC, Valence, 2008.
- A. Müller, M. Ghosh, R. Sonnenschein, P. Woditsch: Silicon for photovoltaic applications, Materials science and engineering B 134 (2006) 257 – 262.